library verilog;
use verilog.vl_types.all;
entity key_debounce is
    port(
        keyout_021      : out    vl_logic;
        CLK_021         : in     vl_logic;
        key_021         : in     vl_logic
    );
end key_debounce;
